



# EK79202

Rev. 0.1

PRELIMINARY DATA SHEET

**2052CH Source Driver with TCON**  
**MIPI/LVDS Interface**

*fitipower integrated technology Inc.*

*Table of Contents*

	Page
1. General Description .....	3
2. Features .....	3
3. Chip Function Block Diagram.....	4
4. Pad Arrangement.....	5
5. Application Diagram with Panel .....	6
5.1 GIP Application_1366RGBx768 (Normal Dual Gate Driving).....	6
5.2 GIP Application_1280RGBx800 (Normal Dual Gate Driving).....	7
5.3 Cascade Application – Gate driver mode1 .....	8
5.4 Cascade Application – Gate driver mode2.....	9
5.5 Gate Driver Application1 – GATE_SW [1:0]=[0:0] .....	10
5.6 Gate Driver Application2 – GATE_SW [1:0]=[0:0] .....	11
6. Pin Function Description .....	12
6.1 Pin define .....	12
6.2 Value of wiring resistance to each pin.....	18
7. Register Command Format.....	19
7.1 MIPI command mode control register .....	19
7.2 I2C format.....	20
7.3.1 Register Write Sequence of I <sup>2</sup> C Interface .....	20
7.3.2 Register Read Sequence of I2C Interface .....	21
7.4 SPI format .....	22
8. Video Interface and Timing Table .....	23
8.1 LVDS interface.....	23
8.1.2 LVDS/MIPI Input Timing Table.....	24
8.1.3 Gate Output Timing Table.....	25
9. Power Sequence and External Power Circuit .....	26
9.1 Power Generation .....	26
9.2 Power on sequence .....	27
9.3 Application power circuit.....	29
10. Function Description .....	30
10.1 BIST pattern .....	30
11. Gamma Correction Resistances .....	31
11.1 Relationship between input data and output voltage.....	32
12. DC Characteristics .....	33
12.1 Absolute maximum ratings.....	33
12.2 Typical operating condition.....	33
12.3 DC electrical characteristics.....	34
12.4 MIPI DC electrical characteristics .....	35
12.5 LVDS DC electrical characteristics .....	36
13. AC Characteristics .....	37
13.1 MIPI AC characteristics .....	37
13.2 MIPI data-clock timing specification .....	38
13.3 LVDS mode AC electrical characteristics.....	39
13.4 Source output timing (SOUT0 ~ SOUT2051).....	40
13.5 Serial interface characteristics.....	41
14.6 Timing requirements for RESETB.....	41
14. Chip Outline Dimension .....	42
14.1 Alignment mark .....	43
14.2 Pad Corrdinate.....	44
15. REVISION HISTORY .....	61

## Single Chip 2052 Channel Source Driver With Timing Controller for TFT LCD


### 1. General Description

The EK79202 is a highly integrated solution for small size to middle size a-Si TFT-LCD panels. This chip integrates 2052 channel source driver a timing controller for color TFT LCD panel. The chip support MIPI interface and LVDS interface. And support the function setting through R/W SPI/3-wie serial interface



### 2. Features

- Single chip solution for a WXGA a-Si type LCD display
- Integrate 2052 channel source driver and timing controller
- Display Resolution :
  - 1366 RGB x 768
  - 1280 RGB x 800
  - 1024 RGB x 600
  - 960 RGB x 640
  - 800 RGB x 600
- System Interfaces:
  - MIPI DSI 4Lane / 3Lane
  - LVDS interface (6/8 bit)
- Integrate 2052 channel source driver and timing controller
- Support for Programming Gamma correction
- OTP memory to store initialization register settings
- Support SPI/I2C interface
- Supports Zigzag /Column inversion
- Gate driver control signals for GIP
- Internal level shifter for Gate driver control
- Built-In VCOM generator
- Built-In Enhanced BIST pattern
- Built-in OTP (6Times) to store VCOM calibration
- Built-In OTP (3Times) to store gamma calibration
- COG package
- Input voltage ranges:
  - I/O and interface power supply (VDDIO): 2.3V to 3.6V
  - High speed interface power supply (VDD\_IF): 2.3V to 3.6V
  - Power for digital circuit(VDD): 2.3V~3.6V
  - Analog voltage range for VSP: 4.5V to 6.0V
  - Analog voltage range for VSN: -4.5V to -6.0V
  - Analog voltage range for VGH: 11V to 24V
  - Analog voltage range for VGL: -6V to -17V
  - VGH,VGL: VGH-(VGL)<32V
- Output voltage ranges:
  - Analog voltage range for VSP: 4.5V to 6.0V
  - Analog voltage range for VSN: -4.5V to -6.0V
  - Analog voltage range for VCL : -2.8V
  - Positive source output voltage level: VGMP= 3.5V to 5.8V
  - Negative source output voltage level: VGMN= -3.5V to -5.8V
  - Positive gate driver output voltage level: VGH= 11V to 24V
  - Positive gate driver output voltage level: VGH\_REG= 9.0V to 22V
  - Negative gate driver output voltage level: VGL = -6V to -17V
  - Negative gate driver output voltage level: VGL\_REG= -4.5V to -15V
  - VCOM= -0.5V to -2.405V , step=15mV (7-bit resolution)
  - VGH,VGL: VGH-(VGL)<32V

## 3. Chip Function Block Diagram



## 4. Pad Arrangement




SURE

SURE

SURE


SURE



## 5. Application Diagram with Panel


### 5.1 GIP Application\_1366RGBx768 (Normal Dual Gate Driving)

Driving method : Cascade=0




## 5.2 GIP Application\_1280RGBx800 (Normal Dual Gate Driving)

Driving method : Cascade=0




## 5.3 Cascade Application – Gate driver mode1

Driving method : Cascade=1 / Zigzag=0




## 5.4 Cascade Application – Gate driver mode2


Driving method : Cascade=1 / Zigzag=0



5.5 Gate Driver Application1 – GATE\_SW [1:0]=[0:0]



5.6 Gate Driver Application2 – GATE\_SW [1:0]=[0:0]



## 6. Pin Function Description

## 6.1 Pin define

Pin Name	Pin Type	Description																																				
Interface and Control																																						
DP[0]/DN[0]	Input	MIPI or LVDS data Input.																																				
DP[1]/DN[1]		Select by IFSEL[1:0] pin																																				
DP[2]/DN[2]																																						
DP[3]/DN[3]																																						
CKP/CKN	Input	MIPI/LVDS clock Input.																																				
IFSEL[1:0] (VDDIO)	Input	MIPI/LVDS Interface selection..																																				
		<table border="1"> <thead> <tr> <th>IFSEL1</th> <th>IFSEL0</th> <th>Function</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>MIPI 3Lane</td> </tr> <tr> <td>0</td> <td>1</td> <td>LVDS</td> </tr> <tr> <td>1</td> <td>0</td> <td>MIPI 4Lane(Default)</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	IFSEL1	IFSEL0	Function	0	0	MIPI 3Lane	0	1	LVDS	1	0	MIPI 4Lane(Default)	1	1	Reserved																					
IFSEL1	IFSEL0	Function																																				
0	0	MIPI 3Lane																																				
0	1	LVDS																																				
1	0	MIPI 4Lane(Default)																																				
1	1	Reserved																																				
LNSW[1:0] (VDDIO)	Input	MIPI data lane swapping selection pins.																																				
		<table border="1"> <thead> <tr> <th>LNSW[1:0]</th> <th colspan="5">MIPI Lane Mapping</th> </tr> <tr> <th></th> <th>D0(PAD)</th> <th>D1(PAD)</th> <th>CLK(PAD)</th> <th>D2(PAD)</th> <th>D3(PAD)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>D0</td> <td>D1</td> <td>CLK</td> <td>D2</td> <td>D3</td> </tr> <tr> <td>01</td> <td>D2</td> <td>D1</td> <td>CLK</td> <td>D0</td> <td>D3</td> </tr> <tr> <td>10</td> <td>D3</td> <td>D2</td> <td>CLK</td> <td>D1</td> <td>D0</td> </tr> <tr> <td>11</td> <td>D3</td> <td>D0</td> <td>CLK</td> <td>D1</td> <td>D2</td> </tr> </tbody> </table>	LNSW[1:0]	MIPI Lane Mapping						D0(PAD)	D1(PAD)	CLK(PAD)	D2(PAD)	D3(PAD)	00	D0	D1	CLK	D2	D3	01	D2	D1	CLK	D0	D3	10	D3	D2	CLK	D1	D0	11	D3	D0	CLK	D1	D2
LNSW[1:0]	MIPI Lane Mapping																																					
	D0(PAD)	D1(PAD)	CLK(PAD)	D2(PAD)	D3(PAD)																																	
00	D0	D1	CLK	D2	D3																																	
01	D2	D1	CLK	D0	D3																																	
10	D3	D2	CLK	D1	D0																																	
11	D3	D0	CLK	D1	D2																																	
		Note: MIPI data lane sequence are used when IFSEL[1:0]=[0:0],[1:0]																																				
		LVDS data/clk lane swapping selection pins.																																				
		<table border="1"> <thead> <tr> <th>LNSW[1:0]</th> <th colspan="5">LVDS Lane Mapping</th> </tr> <tr> <th></th> <th>D0(PAD)</th> <th>D1(PAD)</th> <th>CLK(PAD)</th> <th>D2(PAD)</th> <th>D3(PAD)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>D0</td> <td>D1</td> <td>CLK</td> <td>D2</td> <td>D3</td> </tr> <tr> <td>01</td> <td>D0</td> <td>D1</td> <td>D2</td> <td>CLK</td> <td>D3</td> </tr> <tr> <td>10</td> <td>D3</td> <td>D2</td> <td>CLK</td> <td>D1</td> <td>D0</td> </tr> <tr> <td>11</td> <td>D3</td> <td>CLK</td> <td>D2</td> <td>D1</td> <td>D0</td> </tr> </tbody> </table>	LNSW[1:0]	LVDS Lane Mapping						D0(PAD)	D1(PAD)	CLK(PAD)	D2(PAD)	D3(PAD)	00	D0	D1	CLK	D2	D3	01	D0	D1	D2	CLK	D3	10	D3	D2	CLK	D1	D0	11	D3	CLK	D2	D1	D0
LNSW[1:0]	LVDS Lane Mapping																																					
	D0(PAD)	D1(PAD)	CLK(PAD)	D2(PAD)	D3(PAD)																																	
00	D0	D1	CLK	D2	D3																																	
01	D0	D1	D2	CLK	D3																																	
10	D3	D2	CLK	D1	D0																																	
11	D3	CLK	D2	D1	D0																																	
		Note: LVDS data lane sequence are used when IFSEL[1:0]=[0:1]																																				
PNSW (VDDIO)	Input	MIPI/LVDS polarity selection pins. Normally pull low.																																				
		<table border="1"> <thead> <tr> <th>PNSW</th> <th colspan="5">Lane Mapping</th> </tr> <tr> <th></th> <th>D0P/N</th> <th>D1P/N</th> <th>CLKP/N</th> <th>D2P/N</th> <th>D3P/N</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>D0P/N</td> <td>D1P/N</td> <td>CLKP/N</td> <td>D2P/N</td> <td>D3P/N</td> </tr> <tr> <td>1</td> <td>D0N/P</td> <td>D1N/P</td> <td>CLKN/P</td> <td>D2N/P</td> <td>D3N/P</td> </tr> </tbody> </table>	PNSW	Lane Mapping						D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N	0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N	1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P												
PNSW	Lane Mapping																																					
	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N																																	
0	D0P/N	D1P/N	CLKP/N	D2P/N	D3P/N																																	
1	D0N/P	D1N/P	CLKN/P	D2N/P	D3N/P																																	

Pin Name	Pin Type	Description																																			
RES[2:0] (VDDIO)	Input	<b>Panel resolution setting selection: Normally pull high</b> <b>MIPI or LVDS interface :</b> <table border="1"> <thead> <tr> <th>RES[2]</th><th>RES[1]</th><th>RES[0]</th><th>Description</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>Reserved</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>Reserved</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>800RGBx600</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>960RGBx640</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1024RGBx600</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1280RGBx800</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1366RGBx768</td></tr> </tbody> </table>				RES[2]	RES[1]	RES[0]	Description	0	0	0	Reserved	0	0	1	Reserved	0	1	0	800RGBx600	0	1	1	960RGBx640	1	0	0	1024RGBx600	1	0	1	1280RGBx800	1	1	1	1366RGBx768
RES[2]	RES[1]	RES[0]	Description																																		
0	0	0	Reserved																																		
0	0	1	Reserved																																		
0	1	0	800RGBx600																																		
0	1	1	960RGBx640																																		
1	0	0	1024RGBx600																																		
1	0	1	1280RGBx800																																		
1	1	1	1366RGBx768																																		
		<b>Note:</b> MIPI/LVDS mode : RES[2:0] setting only for resolution function, Zigzag panel structure setting depend on ZIGZAG & ZTYPE pin selection( <b>Select by pin or OTP</b> )																																			
		<b>Vertical display line set by internal OTP</b>																																			
DIR (VDDIO)	Input	The shift direction of device internal shift register is controlled by this as shown below : <b>Normally pull high</b> <table border="1"> <thead> <tr> <th>DIR</th><th>Function</th></tr> </thead> <tbody> <tr><td>H</td><td>EIO1→OUT[0,1,2]→…→OUT[2049,2050,2051]→EIO2</td></tr> <tr><td>L</td><td>EIO2→OUT[2049,2050,2051]→…→OUT[0,1,2]→EIO1</td></tr> </tbody> </table>				DIR	Function	H	EIO1→OUT[0,1,2]→…→OUT[2049,2050,2051]→EIO2	L	EIO2→OUT[2049,2050,2051]→…→OUT[0,1,2]→EIO1																										
DIR	Function																																				
H	EIO1→OUT[0,1,2]→…→OUT[2049,2050,2051]→EIO2																																				
L	EIO2→OUT[2049,2050,2051]→…→OUT[0,1,2]→EIO1																																				
CS_SD (VDDIO)	Input	<b>Source charge sharing selection : Normally pull low</b> <table border="1"> <thead> <tr> <th>CS_SD</th><th>Function</th></tr> </thead> <tbody> <tr><td>H</td><td>Enable source charge sharing</td></tr> <tr><td>L</td><td>Disable source charge sharing</td></tr> </tbody> </table>				CS_SD	Function	H	Enable source charge sharing	L	Disable source charge sharing																										
CS_SD	Function																																				
H	Enable source charge sharing																																				
L	Disable source charge sharing																																				
CS_GIP (VDDIO)	Input	<b>GIP charge sharing selection: Normally pull low</b> <table border="1"> <thead> <tr> <th>CS_GIP</th><th>Function</th></tr> </thead> <tbody> <tr><td>H</td><td>Enable GIP charge sharing</td></tr> <tr><td>L</td><td>Disable GIP charge sharing</td></tr> </tbody> </table>				CS_GIP	Function	H	Enable GIP charge sharing	L	Disable GIP charge sharing																										
CS_GIP	Function																																				
H	Enable GIP charge sharing																																				
L	Disable GIP charge sharing																																				
REV (VDDIO)	Input	Controls whether the data of D0~D2 are inverted or not, <b>Normally pull low</b> . When "REV"=1 these data will be inverted. EX. "00"→"3F", "07"→"38", "15"→"2A", and so on.																																			
OP_DRV[1:0] (VDDIO)	Input	<b>Source OP driving selection:</b> <table border="1"> <thead> <tr> <th>OP_DRV[1]</th><th>OP_DRV[0]</th><th>Function</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>75%</td></tr> <tr><td>0</td><td>1</td><td>100%</td></tr> <tr><td>1</td><td>0</td><td>125%</td></tr> <tr><td>1</td><td>1</td><td>133%</td></tr> </tbody> </table>				OP_DRV[1]	OP_DRV[0]	Function	0	0	75%	0	1	100%	1	0	125%	1	1	133%																	
OP_DRV[1]	OP_DRV[0]	Function																																			
0	0	75%																																			
0	1	100%																																			
1	0	125%																																			
1	1	133%																																			
DVCOM_WP (VDDIO)	Input	<b>Write protection for internal OTP. Normally High-Z</b> <table border="1"> <thead> <tr> <th>DVCOM_WP</th><th>Function</th></tr> </thead> <tbody> <tr><td>H</td><td>Enable write protect (<b>default</b>)</td></tr> <tr><td>L</td><td>Disable write protect</td></tr> </tbody> </table>				DVCOM_WP	Function	H	Enable write protect ( <b>default</b> )	L	Disable write protect																										
DVCOM_WP	Function																																				
H	Enable write protect ( <b>default</b> )																																				
L	Disable write protect																																				
DVCOM_EN (VDDIO)	Input	<b>DVCOM selection: Normally pull low</b> <table border="1"> <thead> <tr> <th>DVCOM_EN</th><th>Function</th></tr> </thead> <tbody> <tr><td>H</td><td>Enable DVCOM</td></tr> <tr><td>L</td><td>Disable DVCOM (VCOM input from external power)</td></tr> </tbody> </table>				DVCOM_EN	Function	H	Enable DVCOM	L	Disable DVCOM (VCOM input from external power)																										
DVCOM_EN	Function																																				
H	Enable DVCOM																																				
L	Disable DVCOM (VCOM input from external power)																																				

Pin Name	Pin Type	Description				
GIP_LRSEL[1:0] (VDDIO)	Input	GIP Level shift selection : <b>Normally pull high</b>				
		<b>GIP_LRSEL[1]</b>	<b>GIP_LRSEL [0]</b>	<b>Function</b>		
		0	0	Disable GIP level shift function		
		0	1	Enable GIP level shift on left side(right off)		
		1	0	Enable GIP level shift on right side(left off)		
		1	1	Enable GIP level shift on left and right side		
<b>Note:</b>						
GATE_SW[1:0]=[0:0] disable GIP level shift.(GIP signal pull low)						
GATE_SW[1:0]	Input	<b>GATE_SW [1]</b>	<b>GATE_SW [0]</b>	<b>Function</b>		
		0	0	External Gate driver		
		0	1	Internal GIP ( <b>Default</b> )		
		1	0	Reserved		
		1	1	Reserved		
<b>Note:</b>						
INV_SEL[1:0] (VDDIO)	Input	Inversion mode selection: <b>Normally pull low</b>				
		<b>INV_SEL [1:0]</b>	MIP/LVDS			
			Cascade mode (CAS=1)	Dual gate (CAS=0)		
		Normal type (ZIGZAG=0)	Zigzag type (ZIGZAG=1)	Normal type (ZIGZAG=0)		
		00	1 line	Column		
		01	2 line	Column		
		10	1+2line	Column		
		11	Column	Column		
<b>Note :</b> Four line inversion select by OTP						
SCAN_SEL	Input	<b>SCAN_SEL</b>	<b>Function</b>			
		H	Inverse Z scan : G→R→G→R			
		L	Z scan : R→G→R→G( <b>default</b> )			
<b>Note:</b> (Only for Normal dual gate type driving) Source mapping depend on external gate signal						
FRAME	Input	Frame inverse or not select. <b>Normally pull low</b>				
		<b>FRAME</b>	<b>Function</b>			
		H	Uniform			
		L	Frame inverse( <b>default</b> )			
<b>Note:</b> (Only for Normal dual gate type driving) INV_SEL[1:0]=[1:1] : FRAME pin function is ignored						
CAS	Input	Cascade mode selection: <b>Normally pull high</b>				
		<b>Cascade</b>	<b>Function</b>			
		H	Cascade mode( <b>default</b> )			
		L	Dual gate mode			
Refer to application Block diagram						
SDLOC	Input	Source driver location definition pin. <b>Normally pull high</b>				
		<b>SDLOC</b>	<b>Function</b>			
		H	Source driver locate on left side			
		L	Source driver locate on right side			
Refer to application Block diagram						
ZIGZAG	Input	Zigzag driving method setting. <b>Normally pull high</b>				
		<b>ZIGZAG</b>	<b>Function</b>			
		H	Zigzag driving method			
		L	Normal driving method			
Refer to application Block diagram						

Pin Name	Pin Type	Description	
ZTYPE	Input	ZTYPE	Function
		H	Zigzag layout type1
		L	Zigzag layout type0
		Refer to application Block diagram(only for CAS=H and Zigzag=H )	
RESETB (VDDIO)	Input	RESETB	Function
		H	Normal operation (default)
		L	The controller is in reset state
		Suggest to connecting with an RC reset circuit for stability	
STBYB (VDDIO)	Input	Standby mode. Normally pull high. STBYB = L, timing controller, source driver will turn off, all output are High-Z. STBYB = H, normal operation. (Default)	
BISTB (VDDIO)	Input	Normal Operation/BIST pattern select. Normally pull high.	
		BISTB	Function
		H	Normal operation (default)
		L	BIST mode
LVFMT (VDDIO)	Input	8-bit input format select for LVDS mode. Normally pull high. (only for LVDS, MIPI Mode = Dummy)	
		LVFMT	Function
		H	VESA format (default)
		L	JEIDA format
LVBIT (VDDIO)	Input	6-bit / 8-bit input select for LVDS mode. Normally pull high. (only for LVDS, MIPI Mode = Dummy)	
		LVBIT	Function
		H	8-bit (default)
		L	6-bit
DITHER_EN (VDDIO)	Input	Dithering function enable control. Normally pull low In LVDS 6-bit mode, IC don't care DITHER and HFRC setting.	
		DITHER_EN	Function
		H	Enable internal dithering function
		L	Disable internal dithering function
HFRC_EN (VDDIO)	Input	H-FRC selection. Normally pull low HFRC = H : H-FRC enable If "DITHER"="L", disable dithering function(HFRC and FRC disable)	
CMD_SEL (VDDIO)	Input	Command interface selection. Normally pull high.	
		CMD_SEL	Function
		H	I2C (default)
		L	3-Wire
		MIPI and 3-wire/I2C command can't receive at the same time.	
UPDN (VDDIO)	Input	Gate up or down scan control. Normally pull low. UPDN = "L", STV2 output vertical start pulse and UD pin output logical "L" to Gate driver. UPDN = "H", STV1 output vertical start pulse and UD pin output logical "H" to Gate driver (only for external gate mode , GIP mode = Dummy)	

Pin Name	Pin Type	Description
A0	Input	Serial interface (I2C) Compatible Device Address Bit 0 input. <b>Normally pull high.</b>
LEDON	Output	Back-light enable signal.
LEDPWM	Output	This pin is connected to the external LED driver. PWM type control signal for brightness of the LED backlight. If not used, please float this pin.
CSB (VDDIO)	Input	Serial communication enables. <b>Normally pull high</b>
SCL (VDDIO)	Input	Serial communication clock input.
SDA (VDDIO)	I/O	Serial communication data input.
SCL_I2C (VDDIO)	Input	Serial communication clock input.
SDA_I2C (VDDIO)	I/O	Serial communication data input.

Panel driver output																																						
S[2051:0]	Output	Source output mapping with different resolution. <b>Source output control by RES[2:0] pin define</b> <b>On Dual gate mode : CAS=0</b>																																				
		<table border="1"> <thead> <tr> <th>Resolution</th><th>Source channel</th><th>Disable channel</th></tr> </thead> <tbody> <tr> <td>1366RGBx768</td><td>S[2051:0]</td><td>-</td></tr> <tr> <td>1280RGBx800</td><td>S[959:0] and S[2051:1092]</td><td>S[1091:960]</td></tr> <tr> <td>1024RGBx600</td><td>S[767:0] and S[2051:1284]</td><td>S[1283:768]</td></tr> <tr> <td>960RGBx640</td><td>S[719:0] and S[2051:1332]</td><td>S[1331:720]</td></tr> <tr> <td>800RGBx600</td><td>S[599:0] and S[2051:1452]</td><td>S[1451:600]</td></tr> </tbody> </table>	Resolution	Source channel	Disable channel	1366RGBx768	S[2051:0]	-	1280RGBx800	S[959:0] and S[2051:1092]	S[1091:960]	1024RGBx600	S[767:0] and S[2051:1284]	S[1283:768]	960RGBx640	S[719:0] and S[2051:1332]	S[1331:720]	800RGBx600	S[599:0] and S[2051:1452]	S[1451:600]																		
Resolution	Source channel	Disable channel																																				
1366RGBx768	S[2051:0]	-																																				
1280RGBx800	S[959:0] and S[2051:1092]	S[1091:960]																																				
1024RGBx600	S[767:0] and S[2051:1284]	S[1283:768]																																				
960RGBx640	S[719:0] and S[2051:1332]	S[1331:720]																																				
800RGBx600	S[599:0] and S[2051:1452]	S[1451:600]																																				
		<b>On Cascade mode : CAS=1(single gate)</b>																																				
		<table border="1"> <thead> <tr> <th rowspan="2">Resolution</th><th colspan="2">Chip on left side</th><th colspan="2">Chip on right side</th></tr> <tr> <th>Source channel</th><th>Disable channel</th><th>Source channel</th><th>Disable channel</th></tr> </thead> <tbody> <tr> <td>1366RGBx768</td><td>S[2051:0]</td><td>-</td><td>S[2051:0]</td><td>-</td></tr> <tr> <td>1280RGBx800</td><td>S[959:0] and S[2051:1092]</td><td>S[1091:960]</td><td>S[959:0] and S[2051:1092]</td><td>S[1091:960]</td></tr> <tr> <td>1024RGBx600</td><td>S[767:0] and S[2051:1284]</td><td>S[1283:768]</td><td>S[767:0] and S[2051:1284]</td><td>S[1283:768]</td></tr> <tr> <td>960RGBx640</td><td>S[719:0] and S[2051:1332]</td><td>S[1331:720]</td><td>S[719:0] and S[2051:1332]</td><td>S[1331:720]</td></tr> <tr> <td>800RGBx600</td><td>S[599:0] and S[2051:1452]</td><td>S[1451:600]</td><td>S[599:0] and S[2051:1452]</td><td>S[1451:600]</td></tr> </tbody> </table>	Resolution	Chip on left side		Chip on right side		Source channel	Disable channel	Source channel	Disable channel	1366RGBx768	S[2051:0]	-	S[2051:0]	-	1280RGBx800	S[959:0] and S[2051:1092]	S[1091:960]	S[959:0] and S[2051:1092]	S[1091:960]	1024RGBx600	S[767:0] and S[2051:1284]	S[1283:768]	S[767:0] and S[2051:1284]	S[1283:768]	960RGBx640	S[719:0] and S[2051:1332]	S[1331:720]	S[719:0] and S[2051:1332]	S[1331:720]	800RGBx600	S[599:0] and S[2051:1452]	S[1451:600]	S[599:0] and S[2051:1452]	S[1451:600]		
Resolution	Chip on left side			Chip on right side																																		
	Source channel	Disable channel	Source channel	Disable channel																																		
1366RGBx768	S[2051:0]	-	S[2051:0]	-																																		
1280RGBx800	S[959:0] and S[2051:1092]	S[1091:960]	S[959:0] and S[2051:1092]	S[1091:960]																																		
1024RGBx600	S[767:0] and S[2051:1284]	S[1283:768]	S[767:0] and S[2051:1284]	S[1283:768]																																		
960RGBx640	S[719:0] and S[2051:1332]	S[1331:720]	S[719:0] and S[2051:1332]	S[1331:720]																																		
800RGBx600	S[599:0] and S[2051:1452]	S[1451:600]	S[599:0] and S[2051:1452]	S[1451:600]																																		
		<b>Note:</b> Chip position refer to application Block diagram																																				
GOUTL[1]~GOUTL[22]	Output	These pins are used for Panel gate control signals. If not used, let it open.																																				
GOUTR[1]~GOUTR[22]	Output	These pins are used for Panel gate control signals. If not used, let it open.																																				

Power		
VDD	PI	A power supply for analog circuit. VDD=2.3V to 3.6V
VDDIO	PI	A power supply for the I/O circuit. VDDIO=2.3V to 3.6V
VDD_18V	PO	Internal power supply for logic circuits. Connect to a stabilizing capacitor.
VDD_18V_IF	PO	Internal power supply for MIPI circuits. Connect to a stabilizing capacitor.
VDD_IF	PI	Interface and I/O power supply for the MIPI power regulator circuits. VDDIO=2.3V to 3.6V.
VSS	PI	GND for the internal logic. VSS=0V. When using the COG method, connect to VSSA on the FPC to prevent noise.
VSS_IF	PI	Ground for interface.
VSSA	PI	Analog ground. VSS=0V. When using the COG method, connect to VSS on the FPC to prevent noise.
VSP	PI	Input voltage from the set-up circuit (4.5V to 6.0V).
VSN	PI	Input voltage from the set-up circuit (-4.5V to -6.0V).
VGMP	PO	Positive regulated voltage output (3.728V to 5.76V)
VGNN	PO	Negative regulated voltage output (-3.728V to -5.76V)
VGH	PI	Connect to stabilizing capacitor between VSSA and VGH.
VGL	PI	Connect to stabilizing capacitor between VSSA and VGL.
VGH_REG	PO	Regulator output voltage generated from VGH. Connect to a stabilizing capacitor between VSSA and VGH_REG. If not used, please open.
VGL_REG	PO	Regulator output voltage generated from VGL. Connect to a stabilizing capacitor between VSSA and VGL_REG. If not used, please open.
VCL	PO	Input voltage from the set-up circuit (+3.0V). It is generated from VSN.
VCOM	PO	The power supply of common voltage in DC com driving. The voltage range is set between -0.55V to -2.46V. It must connected a stabilizing capacitor 2.2u to VSS.

Other pins		
PASS1_R/PASS2_R	-	Pass line
PASS1_L/PASS2_L	-	Pass line
SYNC_L[8:0]	I/O	Sync signal for IC control. (for MIPI/LVDS cascade mode) <b>Refer to application Block diagram</b>
SYNC_R[8:0]	I/O	Sync signal for IC control. (for MIPI/LVDS cascade mode) <b>Refer to application Block diagram</b>
T_S[114]/T_S[115]	O	Source channel output pin.
T_S[1195]/T_S[1196]	O	Source channel output pin.
DUMMY	T	Test pin. Float these pins for normal operation.
TP[73:0]	T	Test pin. Float these pins for normal operation.
T_VTSEN[2:0]	T	Test pin. Float these pins for normal operation.

Note: P: Power, D: Dummy, S: Shorted line, M: Mark, PI: Power input, PO: Power output,  
T: Testing, SH: Shielding, PS: Power Setting, C: Capacitor pin.

## 6.2 Value of wiring resistance to each pin

The recommended wiring resistance values are shown below. The wiring resistance values affect the current capacity of the power supply, so be sure to design using values that do not exceed those recommended.

Source wiring:

Pin name	Wiring resistance value( $\Omega$ )	Pin name	Wiring resistance value( $\Omega$ )
VDD	< 5	T_VTSEN[2]	< 100
VDD_IF	< 5	T_VTSEN[1]	< 100
VDDIO	< 5	T_VTSEN[0]	< 100
VDD_18V	< 5	DUMMY	< 100
VDD_18V_IF	< 5	SHIELDING	< 100
VSP	< 5	DP[0]/DN[0]	< 5
VSN	< 5	DP[1]/DN[1]	< 5
VGH	< 5	DP[2]/DN[2]	< 5
VGL	< 5	DP[3]/DN[3]	< 5
VGMP	< 5	CKP/CKN	< 5
VGMN	< 5	DIR	< 100
VGH_REG	< 5	GOUTR[1]~GOUTR[22]	< 50
VGL_REG	< 5	GOUTL[1]~GOUTL[22]	< 50
VCOM	< 5	SCL	< 50
VSSA	< 5	SDA	< 50
VSS_IF	< 5	SCL_I2C	< 50
VSS	< 5	SDA_I2C	< 50
RES[2:0]	< 100	VCL	< 5
STBYB	< 100	CMD_SEL	< 100
RESETB	< 100	LNSW[1:0]	< 100
PNSW	< 100	GATE_SW[1:0]	< 100
REV	< 100	SYNC_R[1]~SYNC_R[7]	< 100
LVFMT	< 100	SYNC_L[1]~SYNC_L[7]	< 100
LBVIT	< 100	UPDN	< 100
IFSEL[1:0]	< 100	CSB	< 50
DVCOM_WP	< 100	TP	< 100
CS_SD	< 100		
CS_GIP	< 100		
BISTB	< 100		
LEDPWM	< 50		
LEDON	< 50		

## 7. Register Command Format


The EK79202 supports set internal register by MIPI interface and I2C interface. MIPI and I2C interface use different register address. The MSB bit [7] of address is only for MIPI interface. The SPI and I2C must be ignored its. "MIPI address" and "SPI/I2C address" showed in register table.

### 7.1 MIPI command mode control register

In its simplest form, a transmission may contain one packet. If many packets are to be transmitted, the overhead of frequent switching between LPS and High-Speed Mode will severely limit bandwidth if packets are sent separately, e.g. one packet per transmission.

The DSI protocol permits multiple packets to be concatenated, which substantially boosts effective bandwidth. This is useful for events such as peripheral initialization, where many registers may be loaded with separate write commands at system startup. The diagram illustrates as multiple packets being sent separately, and as concatenated packets in a single HS transmission.

In HS Mode, time gaps between packets shall result in separate HS transmissions for each packet, with a SoT, LPS, and EoT between packets. This constraint does not apply to LP transmissions



#### KEY:


LPS – Low Power State

SP – Short Packet

SoT – Start of Transmission

LgP – Long Packet

EoT – End of Transmission



## 7.2 I<sup>2</sup>C format


The I<sup>2</sup>C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data line (I<sup>2</sup>C\_SDA) and the Serial Clock Line (I<sup>2</sup>C\_SCL). Both lines must be connected to a positive supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledgement related clock pulse. A slave receiver which is addressed must generate an acknowledgement after the reception of each byte. Also a master receiver must generate an acknowledgement after the reception of each byte that has been clocked out of the slave transmitter.

### (a) I<sup>2</sup>C-Bus Protocol:

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. There are four slave address can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.

### (b) Definitions:


- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer, generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.




### 7.3.1 Register Write Sequence of I<sup>2</sup>C Interface

EK79202 supports register write sequence via I<sup>2</sup>C-bus transfer. The register writing support single register write mode and multi-register write mode. The detail transference sequences are illustrated and described as below.

- (1) Data transfers for register writing follow the format is shown in below.
- (2) After the START condition (S), a slave address is sent. R/W bit is setting to "0" for WRITE.
- (3) The slave issues an ACK to master.
- (4) 8 bits register address transfer first then transfer the register data parameter.
- (5) A data transfer is always terminated by a STOP condition.
- (6) EK79202 DA[6:0]=100\_1111 or DA[6:0]=100\_1110



Single Register Writing Timing




Multi Register Writing Timing


### 7.3.2 Register Read Sequence of I2C Interface

EK79202 supports register read sequence via I<sup>2</sup>C bus transfer. The register reading only support single register read mode.

Register data reading transfers follow the format and is shown in below.



Single Register Reading Timing



Multi Register Reading Timing

#### 7.4 SPI format


EK79202 use the 3-wire serial port as communication interface for all the function and command setting.

3-Wire communication can be bi-directional controlled by the "R/W" bit in address field. EK79202 3-Wire engine act as a "slave mode" for all the time, and will not issue any command to the 3-Wire bus itself.

Under read mode, 3-Wire engine will return the data during "Data phase". The returned data should be latched at the rising edge of SCL by external controller. Data in the "Hi-Z phase" will be ignored by 3-Wire engine during write operation, and should be ignored during read operation also. During read operation, external controller should float SDA pin under "Hi-Z phase" and "Data phase".

Each Read/Write operation should be exactly 16 bit. To prevent from incorrect setting of the internal register, any write operation with more or less than 16 bit data during a CSB Low period will be ignored by 3-Wire engine.

For prevent from incorrect setting of the internal register. Please refer to the section of "3-Wire Timing". Because the 3-wire only can read/write one address. So we put the "parameter index" at the address 0x2F. When 3-wire command sends, it will refer to the address 0x2F[4:0] as the parameter index value.



3-Wire Command Format:

Bit	Description
D15-D9	Register Address [6:0]
D8	W/R control bit "0" for Write, "1" for Read
D7-D0	Data for the W/R operation to the address indicated by Address phase

3-Wire Writer Format:

MSB	LSB
D15   D14   D13   D12   D11   D10   D9   D8   D7   D6   D5   D4   D3   D2   D1   D0	
Register Address [6:0]	0

Data (Issue by external controller)

3-Wire Read Format:


MSB	LSB
D15   D14   D13   D12   D11   D10   D9   D8   D7   D6   D5   D4   D3   D2   D1   D0	
Register Address [6:0]	1

Data (Issue by 3-Wire engine)


## 8. Video Interface and Timing Table

### 8.1 LVDS interface


#### 8.1.1 Data input format for LVDS



6-bit LVDS input (LVBIT=L, LVFMT=Don't care)



8-bit LVDS input (LVBIT=H, LVFMT=L)



8-bit LVDS input(LVBIT=H, LVFMT=H)

## 8.1.2 LVDS/MIPI Input Timing Table

For 1366RGBx768

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @Frame rate=60Hz (LVDS)	$F_{DCLK}$	69.6	75	80.9	MHz
H SYNC period time	$T_H$	1466	1550	1596	DCLK
Horizontal display area	$T_{HD}$	1366			DCLK
H SYNC pulse width	Min.	1			
	Typ.	-			
	Max.	40			
H SYNC back porch(with pulse width)	$T_{HBP}$	88	88	88	DCLK
H SYNC front porch	$T_{HFP}$	12	96	142	DCLK
V SYNC period time	$T_V$	792	806	840	H
Vertical display area	$T_{VD}$	768			H
V SYNC pulse width	Min.	1			H
	Typ.	-			
	Max.	20			
V SYNC back porch(with pulse width)	$T_{VBP}$	23	23	23	H
V SYNC front porch	$T_{VFP}$	1	15	49	H

For 1280RGBx800

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
DCLK frequency @Frame rate=60Hz (LVDS)	$F_{DCLK}$	66.3	72.4	78.9	MHz
H SYNC period time	$T_H$	1380	1440	1500	DCLK
Horizontal display area	$T_{HD}$	1280			DCLK
H SYNC pulse width	Min.	1			
	Typ.	-			
	Max.	40			
H SYNC back porch(with pulse width)	$T_{HBP}$	88	88	88	DCLK
H SYNC front porch	$T_{HFP}$	12	72	132	DCLK
V SYNC period time	$T_V$	824	838	872	H
Vertical display area	$T_{VD}$	800			H
V SYNC pulse width	Min.	1			H
	Typ.	-			
	Max.	20			
V SYNC back porch(with pulse width)	$T_{VBP}$	23	23	23	H
V SYNC front porch	$T_{VFP}$	1	15	49	H


MIPI Frequency = (Frame rate) x TH x TV x 24bits.

Mini-LVDS (3-pair) = DCLK rate x 3.

## 8.1.3 Gate Output Timing Table

(VDD=2.3 to 3.6V, VSS=VSSA=VSS\_IF=0V, TA=-20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
STV Pulse Width	$T_{WSTV}$	-	1	-	H
Time from HSD to STV	$T_{HSTV}$	-	2	-	DCLK
Time from HSD to CKV	$T_{HCKV}$	-	25	-	DCLK
Time from HSD to OEV	$T_{HOEV}$	-	35	-	DCLK
Time from CKV to OEV	$T_{CKV\_OE}$	-	168	-	DCLK
OEV Pulse Width	$T_{WOEV}$	-	188	-	DCLK



## 9. Power Sequence and External Power Circuit

## 9.1 Power Generation






Figure 7.1 power generation

## 9.2 Power on sequence

## 9.2.1 Power on sequence




## 9.2.2 Power off sequence



### 9.3 Application power circuit


VDD=VDDIO=VDD\_IF=2.3~3.6V, VSP=4.5~6.0V, VSN=-4.5~-6.0V.



## 10. Function Description


### 10.1 BIST pattern

We support the BIST mode to test panel and debug. It can stop pattern at any time while BISTB set to low. The pattern sequence is listed below.



## 11. Gamma Correction Resistances

We use the gamma resistor stream and 64-to-1 selector to adjust voltage




### 11.1 Relationship between input data and output voltage

The output voltage is determined by the 6-bit digital input data, POL and the 26 gamma corrected reference voltages. Among these gamma corrected reference voltages, VGMA1 ~VGMA13 and VGMA14 ~VGMA26 are for positive polarity voltage output and negative polarity voltage output respectively.

POL	OUT <sub>2n-1</sub>	OUT <sub>2n</sub>
H	VGMA14~VGMA26	VGMA1~VGMA13
L	VGMA1~VGMA13	VGMA14~VGMA26

GAMMA Corrected Characteristic Curve



**Note:**

$VSP \geq VGMP+0.2$

$VSN \leq VGMN-0.2$

$VGMA13-0.2V \geq GND \geq VGMA14+0.2V$

## 12. DC Characteristics

## 12.1 Absolute maximum ratings

Parameter	Symbol	Spec.			Unit	Note
		Min.	Typ.	Max.		
I/O voltage	VDDIO	2.3	-	3.6	V	
Power input	VDD	2.3	-	3.6	V	
VSP voltage	VSP	4.5	-	6	V	
VSN voltage	VSN	-6	-	4.5	V	
Operating Temperature		-20	-	85	°C	(1)

Note :(1) Do not let condensation for low temperature

Table 10.1: Absolute maximum rating

## 12.2 Typical operating condition

Parameter	Symbol	Spec.			Unit	Note
		Min.	Typ.	Max.		
VDD voltage	VDD	-	3.3	-	V	Analog supply voltage
VDDIO voltage	VDDIO		3.3	-	V	I/O Power supply voltage
VSP voltage	VSP	4.5	5.0	6	V	VSP voltage
VSN voltage	VSN	-6	-5.0	-4.5	V	VSN voltage
VGH voltage	VGH	11	18	24	V	VGH voltage
VGL voltage	VGL	-17	-12	-6	V	VGL_ voltage
VGL_REG voltage	VGL_REG	-15	-10	-4.5	V	VGL_REG voltage

Table 10.2: Typical operating conditions

## 12.3 DC electrical characteristics


(Test condition: VDD=VDDIO=VDDIF=2.3~3.6V, TA=-20°C ~+85°C, VSS=VSSA=0V)

Parameter	Symbol	Spec.			Unit	Note
		Min.	Typ.	Max.		
VDDIO Input high level voltage	VIH	0.8 x VDDIO		VDDIO	V	
VDDIO input low level voltage	VIL	VSS		0.2 x VDDIO	V	
Input Leakage Current	Ileak	(-1)		(+1)	µA	
VGH_REG output voltage	VGH_REG	9	16	22	V	
VGL_REG output voltage	VGL_REG	-15	-10	-4.5		
VGMP output voltage	VGMP	3.5	4.24	5.8	V	
VGNN output voltage	VGNN	-5.8	-4.64	-3.5	V	
VGL output voltage	VGL	-17	-12	-6	V	
VGH output voltage	VGH_O	11	18	24	V	
VCL output voltage	VCL	-3	-2.8	-2.1	V	
VCOM output voltage	VCOM	-2.405	-1.5	-0.5	V	
Input terminal resistance	ZID	100			ohm	
Source output level deviation	Graycode = 0 ~ 14 Graycode = 241 ~ 255		TBD		mV	
	Graycode = 15 ~ 31 Graycode = 208 ~ 240		TBD		mV	
	Graycode = 32 ~ 207		TBD		mV	
	Graycode = 0 ~ 14 Graycode = 241 ~ 255	-	TBD		mV	
Source output offset deviation	Graycode = 15 ~ 31 Graycode = 208 ~ 240	-	TBD		mV	
	Graycode = 32 ~ 207	-	TBD		mV	
	Analog Operating	IAOP	TBD		mA	
Current consumption	Analog Stand-by	IAST	TBD		mA	
	Rush current	Ivddpeak	TBD		mA	

## 12.4 MIPI DC electrical characteristics

(VDD=VDDIO=VDD\_IF=2.3 to 3.6V, VSS=VSSA=VSS\_IF=0V, TA=-20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
MIPI Characteristics for High Speed Receiver					
Single-ended input low voltage	$V_{ILHS}$	-40	-	-	mV
Single-ended input high voltage	$V_{IHHS}$	-	-	460	mV
Common-mode voltage	$V_{CMRXDC}$	70	-	330	mV
Differential input impedance	$Z_{ID}$	80	100	125	ohm
HS transmit differential voltage( $V_{OD}=V_{DP}-V_{DN}$ )	$ V_{OD} $	100	200	250	mV
MIPI Characteristics for Low Power Mode					
Pad signal voltage range	$V_I$	-50	-	1350	mV
Logic 0 input threshold	$V_{IL}$	0	-	550	mV
Logic 1 input threshold	$V_{IH}$	1000	-	1350	mV
Output low level	$V_{OL}$	-50	-	50	mV
Output high level	$V_{OH}$	1.1	1.2	1.3	V
MIPI Digital Operating Current	$I_{VDDMIPI}$	-	15	20	mA
MIPI Digital Stand-by Current	$I_{STMIPI}$	-	-	250	uA




## 12.5 LVDS DC electrical characteristics

(VDD=VDDIO=VDDIF=2.3 to 3.6V, VSS=VSSA=VSS\_IF=0V, TA=-20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
Differential input high threshold voltage	R <sub>XVTH</sub>	+0.1	0.2	0.3	V	R <sub>XVCM</sub> =1.2V
Differential input low threshold voltage	R <sub>XVTL</sub>	-0.3	-0.2	-0.1	V	
Input voltage range (singled-end)	R <sub>XVIN</sub>	0.7	-	1.7	V	
Differential input common mode voltage	R <sub>XVCM</sub>	1	1.2	1.4	V	V <sub>ID</sub>  =0.2
Differential input impedance	Z <sub>ID</sub>	80	100	125	ohm	
Differential input voltage	V <sub>ID</sub>	0.2	-	0.6	V	
Differential input leakage current	I <sub>LCLVDS</sub>	-10	-	+10	uA	
LVDS Digital Operating Current	I <sub>VDDMIPI</sub>	-	15	20	mA	F <sub>DCLK</sub> =80MHz, VDD=3.3V, Input pattern: 55h->AAh->55h->AAh
LVDS Digital Stand-by Current	I <sub>STMPI</sub>	-		250	uA	Clock & all Functions are stopped

Single-end Signals



### 13. AC Characteristics

#### 13.1 MIPI AC characteristics




Figure 13.1: Switching the clock lane between clock transmission and low-power mode




Figure 13.2: Timing of high-speed data transmission in bursts

## 13.2 MIPI data-clock timing specification

Parameter	Descript	Spec.			Unit
		Min.	Typ.	Max.	
T <sub>REOT</sub>	30%-85% rise time and fall time	-	-	35	ns
T <sub>CLK-MISS</sub>	Timeout for receiver to detect absence of Clock transitions and disable the Clock Lane HS-RX.	-	-	60	ns
T <sub>CLK-POST</sub> <sup>*1</sup>	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of T <sub>HS-TRAIL</sub> to the beginning of T <sub>CLK-TRAIL</sub> .	60 ns + 52*UI (For DCS)	-	-	ns
T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8	-	-	ns
T <sub>CLK-SETTLE</sub>	Time interval during which the HS receiver shall ignore any Clock Lane HS transitions, starting from the beginning of T <sub>CLK-PRE</sub> .	95	-	300	ns
T <sub>CLK-TERM-EN</sub>	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses V <sub>IL,MAX</sub> .	Time for Dn to reach VTERM-EN	-	38	ns
T <sub>HS-SETTLE</sub>	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of T <sub>HS-PREPARE</sub> .	85 ns + 6*UI	-	145 ns + 10*UI	ns
T <sub>EOT</sub>	Time from start of T <sub>HS-TRAIL</sub> or T <sub>CLK-TRAIL</sub> period to start of LP-11 state	-	-	105ns+48*UI	-
T <sub>HS-EXIT</sub> <sup>(1)</sup>	time to drive LP-11 after HS burst	100	-	-	ns
T <sub>HS-PREPARE</sub>	Time to drive LP-00 to prepare for HS transmission	40ns + 4*UI	-	85ns+6*UI	ns
T <sub>HS-PREPARE</sub> + T <sub>HS-ZERO</sub>	T <sub>HS-PREPARE</sub> + Time to drive HS-0 before the Sync sequence	145ns + 10*UI	-	-	ns
T <sub>HS-SKIP</sub>	Time-out at RX to ignore transition period of EoT	40	-	55ns+4*UI	ns
T <sub>HS-TRAIL</sub>	Time to drive flipped differential state after last payload data bit of a HS transmission burst	60 + 4*UI	-	-	ns
T <sub>LPX</sub>	Length of any Low-Power state period	50	-	-	ns
Ratio T <sub>LPX</sub>	Ratio of T <sub>LPX(MASTER)</sub> /T <sub>LPS(SLAVE)</sub> between Master and Slave side	2/3	-	3/2	-
T <sub>TA-GET</sub>	Time to drive LP-00 by new TX	5*T <sub>LPX</sub>			ns
T <sub>TA-GO</sub>	Time to drive LP-00 after Turnaround Request	4*T <sub>LPX</sub>			ns
T <sub>TA-SURE</sub>	Time-out before new TX side starts driving	T <sub>LPX</sub>	-	2*T <sub>LPX</sub>	ns

Note: (1) For image transmission:

T<sub>CLK-POST</sub> min value =164 when MIPI max frequency per lane = 0.53Gbps.

T<sub>CLK-POST</sub> min value =112 when MIPI max frequency per lane = 1Gbps

## 13.3 LVDS mode AC electrical characteristics

Parameter	Symbol	Spec.			Unit	Condition
		Min.	Typ.	Max.		
Clock frequency	$R_{xFCLK}$	30	-	TBD	MHz	Refer to input timing table for each display resolution
Input data skew margin	$T_{RSKM}$	500	-	-	ps	$ VID  = 200mV$ $RxVCM = 1.2V$ $RxFCLK = 81MHz$
Clock high time	$T_{LVCH}$	-	$4/(7 * R_{xFCLK})$	-	ns	
Clock low time	$T_{LVCL}$	-	$3/(7 * R_{xFCLK})$	-	ns	
PLL wake-up time	$T_{enPLL}$	-	-	150	us	

Table 13.1: LVDS mode AC electrical characteristics





Figure 13.3: LVDS figure

## 13.4 Source output timing (SOUT0 ~ SOUT2051)




$R_{data\_total} = 25.072\text{k}(\text{ohm})$   
 $C_{data\_total} = 83\text{ pF}$

Parameter	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max	
Source driver rising time	$T_{rso}$			3.52		$\mu\text{s}$
Source driver falling time	$T_{fso}$			2.8		$\mu\text{s}$

Table 13.2: Source output timing

## Panel control signal output ( GOUTL[1]~GOUTL[22] , GOUTR[1]~GOUTR[22] )



Parameter	Symbol	Condition	Spec.			Unit
			Min.	Typ.	Max	
Panel control signal rising time	$T_{rGOUT}$	TBD	-	-	TBD	$\mu\text{s}$
Panel control signal falling time	$T_{fGOUT}$	TBD	-	-	TBD	$\mu\text{s}$

Table 13.3: GOA output timing

## 13.5 Serial interface characteristics




Figure 13.4: Serial interface characteristics

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max	
CSB assertion to first clock edge	$T_{SAC}$		120	-	-	ns
CSB de-assertion from last clock edge	$T_{CSD}$		120	-	-	ns
CSB next control enable	$T_E$		200	-	-	ns
SCL period time	$T_{SCK}$		200	-	-	ns
SCL high period time	$T_{HWD}$		100	-	-	ns
SCL low period time	$T_{LWD}$		100	-	-	ns
SDA input data setup time	$T_{DIST}$		50	-	-	ns
SDA input data hold time	$T_{DIHT}$		50	-	-	ns

## 14.6 Timing requirements for RESETB

When RESETB of the reset pin equals to Low, it will be in the condition of reset.

When it is in the condition of reset, it will make the device recover the initial set.

However, in order to avoid the reset noise cause reset, there is a mechanism to judge about whether the reset is needed or not.

The closed interval of Low can be shown as the following.

(Test condition: VDDIO=2.3V~3.6V, VSS=0V,  $T_A=-20 \sim +85$  )

Parameter	Symbol	Conditions	Spec.			Unit
			Min.	Typ.	Max	
Reset low pulse width	$Trst$		20	-	-	$\mu s$





Figure 13.5: Reset timing

## **14.Chip Outline Dimension**



Symbol	Dimension
A1	50
A2	100
A3	31
A4	30
A5	50
A6	10
A7	395
A8	93
A9	41
-	-


Symbol	Dimension
B1	16
B2	20
B3	73
B4	17
B5	12
B6	12

Symbol	Dimension
C1	163
C2	30
C3	15
-	-
-	-
-	-
-	-
-	-

Symbol	Dimension
D1	50
D2	80
D3	20
D4	122
D5	122
E1	27600
E2	900
-	-
-	-

Unit : um

#### 14.1 Alignment mark



ALM	X - axis	Y - axis
A_MARK_R	-13700	350
A_MARK_L	13700	350

































Pin	Pad name	X-axis	Y-axis	Pin	Pad name	X-axis	Y-axis	Pin	Pad name	X-axis	Y-axis
2737	S[2016]	-12620.32	192.5	2794	PASS1_R	-13304.12	192.5				
2738	S[2017]	-12632.31	282.5	2795	PASS1_R	-13316.11	282.5				
2739	S[2018]	-12644.31	372.5	2796	PASS1_R	-13328.11	372.5				
2740	S[2019]	-12656.31	192.5	2797	DUMMY[121]	-13340.11	192.5				
2741	S[2020]	-12668.30	282.5	2798	DUMMY[122]	-13352.10	282.5				
2742	S[2021]	-12680.30	372.5	2799	DUMMY[123]	-13364.10	372.5				
2743	S[2022]	-12692.30	192.5	2800	DUMMY[124]	-13376.10	192.5				
2744	S[2023]	-12704.29	282.5	2801	DUMMY[125]	-13388.09	282.5				
2745	S[2024]	-12716.29	372.5	2802	DUMMY[126]	-13400.09	372.5				
2746	S[2025]	-12728.29	192.5	2803	DUMMY[127]	-13412.09	192.5				
2747	S[2026]	-12740.28	282.5	2804	DUMMY[128]	-13424.08	282.5				
2748	S[2027]	-12752.28	372.5	2805	DUMMY[129]	-13436.08	372.5				
2749	S[2028]	-12764.27	192.5								
2750	S[2029]	-12776.27	282.5								
2751	S[2030]	-12788.27	372.5								
2752	S[2031]	-12800.26	192.5								
2753	S[2032]	-12812.26	282.5								
2754	S[2033]	-12824.26	372.5								
2755	S[2034]	-12836.25	192.5								
2756	S[2035]	-12848.25	282.5								
2757	S[2036]	-12860.25	372.5								
2758	S[2037]	-12872.24	192.5								
2759	S[2038]	-12884.24	282.5								
2760	S[2039]	-12896.24	372.5								
2761	S[2040]	-12908.23	192.5								
2762	S[2041]	-12920.23	282.5								
2763	S[2042]	-12932.23	372.5								
2764	S[2043]	-12944.22	192.5								
2765	S[2044]	-12956.22	282.5								
2766	S[2045]	-12968.22	372.5								
2767	S[2046]	-12980.21	192.5								
2768	S[2047]	-12992.21	282.5								
2769	S[2048]	-13004.20	372.5								
2770	S[2049]	-13016.20	192.5								
2771	S[2050]	-13028.20	282.5								
2772	S[2051]	-13040.19	372.5								
2773	DUMMY[115]	-13052.19	192.5								
2774	DUMMY[116]	-13064.19	282.5								
2775	DUMMY[117]	-13076.18	372.5								
2776	DUMMY[118]	-13088.18	192.5								
2777	DUMMY[119]	-13100.18	282.5								
2778	DUMMY[120]	-13112.17	372.5								
2779	PASS2_R	-13124.17	192.5								
2780	PASS2_R	-13136.17	282.5								
2781	PASS2_R	-13148.16	372.5								
2782	PASS2_R	-13160.16	192.5								
2783	PASS2_R	-13172.16	282.5								
2784	PASS2_R	-13184.15	372.5								
2785	VCOM	-13196.15	192.5								
2786	VCOM	-13208.15	282.5								
2787	VCOM	-13220.14	372.5								
2788	VCOM	-13232.14	192.5								
2789	VCOM	-13244.13	282.5								
2790	VCOM	-13256.13	372.5								
2791	PASS1_R	-13268.13	192.5								
2792	PASS1_R	-13280.12	282.5								
2793	PASS1_R	-13292.12	372.5								

**15. REVISION HISTORY**

<b>Revision</b>	<b>Content</b>	<b>Page</b>	<b>Date</b>
0.1	New SPEC	-	2016/01/06

FITIPOWER CONFIDENTIAL  
NO DISCLOSURE