



GlobalTech Display

A Professional LCD Displays Provider

TFT LCD Display Specification

PN: GLT024240320IR1

Overview:

- 2.4" Diagonal
- IPS, Full View Angle
- Driver: ILI9340X
- 262K Colors
- 350 Nits
- 240 x 320 Pixels
- Transmissive/Normally Black
- RGB-18bit/MCU8/16/SPI
- No Touch Panel
- RoHS Compliant

9825 Widmer Road, Lenexa, KS 66215, USA | Tel: 913-828-5685 Fax: 913-273-4397

Email: sales@gtdisplays.com Website: www.gtdisplays.com

Table of Contents

1. Record of Revision.....	2
2. General Specifications.....	3
3. Input / Output Terminals.....	4
4. Absolute Maximum Rating.....	5
5. Electrical Characteristics.....	5
6. Interface Timing.....	7
7. Optical Characteristics.....	12
8. Environmental / Reliability Tests.....	15
9. Mechanical Drawing.....	16
10. Packing.....	17
11. TFT-LCD Module Inspection Criteria.....	18
12. Precautions for Use of LCD modules.....	22

1. Record of Revision

Rev	Issued Date	Description	Editor
1.0	2019/3/27	First Release	Yigui Han
2.0	2020/9/10	Updated the Temp data	ZHP

2. General Specifications

Feature		Spec
Characteristics	Size	2.4 inch
	Resolution	240(horizontal) x 320(Vertical)
	Interface	RGB-18bit/MCU8/16/SPI
	Connect type	Connector
	Display Colors	262K
	Pixel pitch (mm)	0.153 x 0.153
	Pixel Configuration	R.G.B.-Stripe
	Display Mode	Normally black
	LCD Driver IC	ILI9340X
	Viewing Direction	Full view
Mechanical	LCM (W x H x D) (mm)	42.72 x 60.26 x 2.20
	Active Area(mm)	36.72 x 48.96
	With or without TSP	None
	Weight (g)	~25g
	LED Numbers	4 LEDS

Note 1: Requirements on Environmental Protection: RoHs

Note 2: LCM weight tolerance: +/- 5%

3. Input / Output Interface

LCD PIN-MAP

PIN NO.	PIN NAME	DESCRIPTION																																																
1	VCI	Power supply.																																																
2	IOVCC	Digital power supply.																																																
3	IM0	<table><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>80 MCU 16-bit bus interface II</td><td>D[8:1]</td><td>D[17:10], D[8:1]</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>80 MCU 8-bit bus interface II</td><td>D[17:10]</td><td>D[17:10]</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>80 MCU 18-bit bus interface II</td><td>D[8:1]</td><td>D[17:0]</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>80 MCU 9-bit bus interface II</td><td>D[17:10]</td><td>D[17:9]</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td><td>3-wire 9-bit data serial interface II</td><td colspan="2">SDI: In SDO: Out</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>4-wire 8-bit data serial interface II</td><td colspan="2">SDI: In SDO: Out</td></tr></table>							1	0	0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]	1	0	0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]	1	0	1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]	1	0	1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]	1	1	0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out		1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out	
1	0								0	0	80 MCU 16-bit bus interface II	D[8:1]	D[17:10], D[8:1]																																					
1	0								0	1	80 MCU 8-bit bus interface II	D[17:10]	D[17:10]																																					
1	0								1	0	80 MCU 18-bit bus interface II	D[8:1]	D[17:0]																																					
1	0								1	1	80 MCU 9-bit bus interface II	D[17:10]	D[17:9]																																					
1	1								0	1	3-wire 9-bit data serial interface II	SDI: In SDO: Out																																						
1	1	1	0	4-wire 8-bit data serial interface II	SDI: In SDO: Out																																													
4	IM3																																																	
5	IM2																																																	
6	IM1																																																	
7	RESET	Reset signal input terminal																																																
8	VSYNC	Vertical Sync signal																																																
9	HSYNC	Horizontal Sync signal																																																
10	DOTCLK	Dot clock signal.																																																
11	ENABLE	Data Enable																																																
12~29	DB17~DB0	DATA BUS.																																																
30	SDO	Serial output data																																																
31	SDI	Serial Input Data.																																																
32	RD	Read signal																																																
33	WR/(D/CX)	8080-I system :Write signal Serial interface: Data or command select.																																																
34	RS/(SCL)	8081-I system :Data or command select.Serial interface: Serial clock signal.																																																
35	CS	Chip select																																																
36	GND	System Ground																																																
37	LEDA	LED Anode.																																																
38	LEDK	LED Cathode.																																																
39	LEDK	LED Cathode.																																																
40	NC	No connection																																																
41	NC	No connection																																																
42	NC	No connection																																																
43	NC	No connection																																																
44	NC	No connection																																																
45	NC	No connection																																																

4. Absolute Maximum Rating

Driving TFT LCD Panel

Item	Symbol	MIN	MAX	Unit	Remark
Supply Voltage	V_{CC}	2.5	4.6	V	
Input Voltage	IOVCC	1.65	4.6	V	
Operating Temperature	T_{OPR}	-20	70	°C	
Storage Temperature	T_{STG}	-30	80	°C	

5. Timing characteristics


5.1 Electrical Characteristics

Item		Symbol	MIN	TYP	MAX	Unit	Remark
Analog Supply Voltage		V_{CC}	2.5	2.8	3.3	V	
Logic Signal Input /Output Voltage		IOVCC	1.65	1.8	3.3	V	
Input Signal Voltage	Low Level	V_{IL}	VSS	-	0.3x IOVCC	V	
	High Level	V_{IH}	0.7x IOVCC	-	IOVCC	V	
TFT Common Electrode		V_{COMH}	2.5	-	5	V	
TFT Gate ON Voltage		V_{GH}	10	-	16	V	
TFT Gate ON Voltage		V_{GL}	-10	-	-5	V	

5.2 LED Driving Conditions

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I_F	-	20	-	mA	
Forward Voltage	V_F	11.2	12	12.8	V	
Backlight Power consumption	W_{BL}	-	0.24	-	W	
LED Lifetime		-	30000	-	Hrs	

Note 3: If LED is driven by high current, high ambient temperature & humidity condition. The life Time of LED will be reduced. Operating life means brightness goes down to 50% initial brightness. Typical operating life time is estimated data.



The diagram illustrates the internal components and connections of the LCD module. The components are as follows:

- LCD Panel**: Located at the top left.
- 2.4 inch 240(RGB)*320**: A large rectangular area representing the display panel.
- Source+Gate Driver**: A central component enclosed in a dashed box.
- Grayscale Manipulation Voltage**: A component below the Source+Gate Driver.
- VCOM**: A component to the right of the Grayscale Manipulation Voltage.
- BL**: A component at the bottom left, connected to the display area.

Connections to the **FPC** (Flexible Printed Circuit) and **BLU** (Backlight Unit) are shown on the right:

- RGB 656**: Data bus connection to the Source+Gate Driver.
- DB0~DB15, RD, CS, RS, WR, SCL, HSYNC, VSYNC**: Control and data signals to the Source+Gate Driver.
- VCC, IOVCC, GND**: Power supply connections to the Source+Gate Driver.
- LED A, LED K1~4**: Backlight control signals to the BLU.

6. Interface Timing

6.1 DC Electrical Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power and Operation Voltage							
Analog Operating Voltage	VCI	V	Operating voltage	2.5	2.8	3.3	Note2
Logic Operating Voltage	IOVCC	V	I/O supply voltage	1.65	1.8	3.3	Note2
Digital Operating voltage	VCORE	V	Digital supply voltage	-	1.5	-	Note2
Gate Driver High Voltage	VGH	V	-	10.0	-	15.0	Note3
Gate Driver Low Voltage	VGL	V	-	-12.6	-	-7.0	Note3
Driver Supply Voltage	-	V	[VGH-VGL]	19	-	27.6	Note3
Input and Output							
Logic High Level Input Voltage	VIH	V	-	0.7*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Input Voltage	VIL	V	-	GND	-	0.3*IOVCC	Note1,2,3
Logic High Level Output Voltage	VOH	V	IOL=-1.0mA	0.8*IOVCC	-	IOVCC	Note1,2,3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	GND	-	0.2*IOVCC	Note1,2,3
Logic Input Leakage Current	ILEA	uA	VIN=IOVCC or GND	-0.1	-	+0.1	Note1,2,3
VCOM Operation							
VCOM Amplitude	VCOMA	V			GND		Note3
Source Driver							
Source Output Range	Vsout	V	-	VREG2OUT	-	VREG1OUT	Note4


Note 1: IOVCC=1.65 to 3.3V, VCI=2.5 to 3.3V, AGND=GND=0V, Ta=-30 to 80 °C.

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage.

Note3: CSX, RDX, WRX, DB[17:0], DCX, RESX, TE, DOTCLK, VSYNC, HSYNC, ENABLE, SDA, SCL, IM3, IM2, IM1, IM0, and Test pins.

Note4: When the measurements are performed with LCD module. Measurement Points are like Note3.


6.2 Timing



Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t _{ast}	Address setup time	0	-	ns	
	t _{ah}	Address hold time (Write/Read)	10	-	ns	
CSX	t _{chw}	CSX "H" pulse width	0	-	ns	
	t _{cs}	Chip Select setup time (Write)	15	-	ns	
	t _{rcs}	Chip Select setup time (Read ID)	45	-	ns	
	t _{rcsfm}	Chip Select setup time (Read FM)	355	-	ns	
	t _{csf}	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	t _{wc}	Write cycle	66	-	ns	
	t _{wrh}	Write Control pulse H duration	15	-	ns	
	t _{wrl}	Write Control pulse L duration	15	-	ns	
RDX (FM)	t _{rcfm}	Read Cycle (FM)	450	-	ns	
	t _{rdhfm}	Read Control H duration (FM)	90	-	ns	
	t _{rdlfm}	Read Control L duration (FM)	355	-	ns	
RDX (ID)	t _{rc}	Read cycle (ID)	160	-	ns	
	t _{rdh}	Read Control pulse H duration	90	-	ns	
	t _{rdl}	Read Control pulse L duration	45	-	ns	
DB[17:0], DB[15:0], DB[8:0], DB[7:0] DB[17:10], DB[8:1] DB[17:9]	t _{dst}	Write data setup time	10	-	ns	
	t _{dht}	Write data hold time	10	-	ns	
	t _{rat}	Read access time	-	40	ns	For maximum CL=30pF For minimum CL=8pF
	t _{ratfm}	Read access time	-	340	ns	
	t _{odh}	Read output disable time	20	80	ns	

Note: Ta = -30 to 80 °C, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, GND=0V

Display Parallel 18/16/9/8-bit Interface Timing Characteristics (8080- I /II system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	t_{SCYCW}	Serial Clock Cycle (Write)	66	-	ns	
	t_{SHW}	SCL "H" Pulse Width (Write)	33	-	ns	
	t_{SLW}	SCL "L" Pulse Width (Write)	33	-	ns	
	t_{SCYCW}	Serial Clock Cycle (Write RGB data)	15	-	ns	MTK-2 lane mode only
	t_{SHW}	SCL "H" Pulse Width (Write RGB data)	4	-	ns	MTK-2 lane mode only
	t_{SLW}	SCL "L" Pulse Width (Write RGB data)	4	-	ns	MTK-2 lane mode only
	t_{SCYCR}	Serial Clock Cycle (Read)	150	-	ns	
	t_{SHR}	SCL "H" Pulse Width (Read)	75	-	ns	
SDA / SDI (Input)	t_{SDS}	Data setup time (Write)	30	-	ns	
	t_{SDH}	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	t_{ACC}	Access time (Read)	10	-	ns	
	t_{OH}	Output disable time (Read)	10	70	ns	
CSX	t_{SCC}	SCL-CSX	20	-	ns	
	t_{CHW}	CSX "H" Pulse Width	40	-	ns	
	t_{CSS}	CSX-SCL Time(write)	15	-	ns	
	t_{GSH}		15	-	ns	

Note: $T_a = 25\text{ }^{\circ}\text{C}$, $IOVCC=1.65\text{V to }3.3\text{V}$, $VCI=2.5\text{V to }3.3\text{V}$, $AGND=GND=0\text{V}$




Display Serial Interface Timing Characteristics (3-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	t_{SYNCs}	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	t_{SYNH}	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	-	ns	
	t_{ENH}	ENABLE hold time	15	-	ns	
DB[17:0]	t_{DS}	Data setup time	15	-	ns	
	t_{DH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	33	-	ns	
	PWDL	DOTCLK low-level period	33	-	ns	
	t_{CYCD}	DOTCLK cycle time(18 bit)	66	-	ns	
	$t_{\text{rgr}}, t_{\text{grf}}$	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC / HSYNC	t_{SYNCs}	VSYNC/HSYNC setup time	15	-	ns	8-bit bus RGB interface mode
	t_{SYNH}	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t_{ENS}	ENABLE setup time	15	-	ns	
	t_{ENH}	ENABLE hold time	15	-	ns	
DB[17:0]	t_{DS}	Data setup time	15	-	ns	
	t_{DH}	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level pulse period	25	-	ns	
	PWDL	DOTCLK low-level pulse period	25	-	ns	
	t_{CYCD}	DOTCLK cycle time (8 bit)	50	-	ns	
	$t_{\text{rgr}}, t_{\text{grf}}$	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	


Note: $T_a = -30$ to 80°C , $\text{IOVCC}=1.65\text{V}$ to 3.3V , $\text{VCI}=2.5\text{V}$ to 3.3V , $\text{AGND}=\text{GND}=0\text{V}$



Parallel 18/16/6-bit RGB Interface Timing Characteristics

6.3 Power ON/OFF Sequence

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10µsec after both VCI and IOVCC have been applied.



Note 1: Unless otherwise specified, timings herein show cross point at 50% of signal power level.

7. Optical Characteristics

Items		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark	Note
Response time		Tr+Tf	-	-	45	65	ms	FIG.1	Note4
Contrast Ratio		CR		300	350	-	-	FIG.2	Note1
Surface luminance		LV	$\theta = 0^\circ$	-	350	-	cd/m2	FIG.2	Note2
Luminance uniformity		Yu	$\theta = 0^\circ$	80	-	-	%	FIG.2	Note3
NTSC		-	$\theta = 0^\circ$	-	60	-	%	FIG.2	Note5
Viewing angle		θ Cr>10	θ_T	-	80	-	deg	FIG.3	Note6
			θ_B	-	80	-	deg	FIG.3	
			θ_L	-	80	-	deg	FIG.3	
			θ_R	-	80	-	deg	FIG.3	
Chromaticity	Red	R_x	$\theta = 0^\circ$ $\phi = 0^\circ$ $T_a = 25^\circ$	TBD	TBD	TBD	-	FIG.2 CIE1931	Note5
		R_y		TBD	TBD	TBD	-		
	Green	G_x		TBD	TBD	TBD	-		
		G_y		TBD	TBD	TBD	-		
	Blue	B_x		TBD	TBD	TBD	-		
		B_y		TBD	TBD	TBD	-		
	White	W_x		TBD	TBD	TBD	-		
		W_y		TBD	TBD	TBD	-		

Note1. Definition of contrast ratio

Contrast ratio (Cr) is defined mathematically by the following formula. For more information see FIG.2.

$$\text{Contrast ratio} = \frac{\text{Luminance measured when LCD on the "White" state}}{\text{Luminance measured when LCD on the "Black" state}}$$

For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing data is based on TOPCON' s BM-5 or BM-7 photo detector or compatible.

Note2. Definition of surface luminance

Surface luminance is the luminance with all pixels displaying white. For more information see FIG.2.

L_v = Average Surface Luminance with all white pixels ($P_1, P_2, P_3, \dots, P_n$)

Note3. Definition of luminance uniformity

The luminance uniformity in surface luminance is determined by measuring luminance at each test position 1 through n, and then dividing the maximum luminance of n points luminance by minimum luminance of n points luminance. For more information see FIG.2.

$$YU = \frac{\text{Minimum surface luminance with all white pixels } (P_1, P_2, P_3, \dots, P_n)}{\text{Maximum surface luminance with all white pixels } (P_1, P_2, P_3, \dots, P_n)}$$

Note4. Definition of response time

The response time is defined as the LCD optical switching time interval between “White” state and “Black” state. Rise time (T_r) is the time between photo detector output intensity changed from 90% to 10%. And fall time (T_f) is the time between photo detector output intensity changed from 10% to 90%.

For additional information see FIG1.

Note5. Definition of color chromaticity (CIE1931)

CIE (x, y) chromaticity, The x, y value is determined by screen active area center position P5. For more information see FIG.2.

Note6. Definition of viewing angle

Viewing angle is the angle at which the contrast ratio is greater than 10. Angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG.3.

For viewing angle and response time testing, the testing data is based on Autronic-Melchers's ConoScope or DMS series Instruments or compatible.

FIG.1. The definition of response Time




FIG.2. Measuring method for contrast ratio, surface luminance, luminance uniformity, CIE (x, y) chromaticity

Size: $S \leq 5"$ (see Figure a) A : 5 mm B: 5 mm

H, V: Active area

Light spot size $\varnothing=5\text{mm}$ (BM-5) or $\varnothing=7.7\text{mm}$ (BM-7) 50cm distance or compatible distance from the LCD surface to detector lens.

Test spot position: see Figure a.

Measurement instrument : TOPCON's luminance meter BM-5 or BM-7 or compatible (see Figure c).




Figure a

Size: $5" < S \leq 12.3"$ (see Figure b) H, V: Active area

Light spot size $\varnothing=5\text{mm}$ (BM-5) or $\varnothing=7.7\text{mm}$ (BM-7) 50cm distance or compatible distance from the LCD surface to detector lens.

Test spot position: see Figure b.

Measurement instrument: TOPCON's luminance meter BM-5 or BM-7 or compatible (see Figure c).




Figure b





Figure c

FIG.3.The definition of viewing angle




8. Environmental / Reliability Tests

No	Test Item	Condition	Remarks
1	High Temperature Operation	Ts= +70°C, 96hrs	Note 1 IEC60068-2-2, GB2423.2-89
2	Low Temperature Operation	Ta= -20°C, 96hrs	Note 2 IEC60068-2-1 GB2423.1-89
3	High Temperature Storage	Ta= +80°C, 120hrs	IEC60068-2-2 GB2423.2-89
4	Low Temperature Storage	Ta= -30°C, 120hrs	IEC60068-2-1 GB/T2423.1-89
5	High Temperature & Humidity Storage	Ta= +60°C, 90% RH max, 120 hours	IEC60068-2-3 GB/T2423.3-2006
6	Thermal Shock (Non-operation)	-20°C 30 min ~ +60°C 30 min Change time: 5min, 30 Cycle	Start with cold temperature, end with high temperature IEC60068-2-14, GB2423.22-87
7	Electro Static Discharge (Operation)	C=150pF, R=330 Ω, 5 points/panel Air:±8KV, 5 times; Contact: ±4KV, 5 times; (Environment: 15°C ~ 35°C, 30% ~ 60%, 86Kpa ~ 106Kpa)	IEC61000-4-2 GB/T17626.2-1998
8	Vibration (Non-operation)	Frequency range: 10~55Hz, Stroke: 1mm Sweep: 1Hz~55Hz~3.5Hz 2 hours for each direction of X .Y. Z. (package condition)	IEC60068-2-6 GB/T2423.5-1995
9	Shock (Non-operation)	60G 6ms, ± X, ±Y , ± Z 3 times for each direction	IEC60068-2-27 GB/T2423.5-1995
10	Package Drop Test	Height: 80 cm, 1 corner, 3 edges, 6 surfaces	IEC60068-2-32 GB/T2423.8-1995


Note: 1. Ts is the temperature of panel's surface.
2. Ta is the ambient temperature of sample.
3. The size of sample is 5pcs.

9. Mechanical Drawing



10. Packing

Packing Method



11. TFT-LCD Module Inspection Criteria

11.1 Scope

The incoming inspection standards shall be applied to TFT-LCD Modules (hereinafter called "Modules") that supplied by GlobalTech Display.

11.2 Incoming Inspection

The customer shall inspect the modules within twenty calendar days of the delivery date (the "inspection period") at its own cost. The result of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller. If the results of the inspecting from buyer does not send to the seller within twenty calendar days of the delivery date. The modules shall be regards as acceptance. Should the customer fail to notify the seller within the inspection period, the buyer's right to reject the modules shall be lapsed and the modules shall be deemed to have been accepted by the buyer.

11.3 Inspection Sampling

11.3.1. Lot size: Quantity per shipment lot per model

11.3.2. Sampling type: Normal inspection, Single sampling

11.3.3. Inspection level: II

11.3.4. Sampling table: MIL-STD-105E

11.3.5. Acceptable quality level (AQL). Major defect: AQL=0.65 Minor defect: AQL=1.00

11.4 Inspection Conditions

11.4.1 Ambient conditions:

a. Temperature: Room temperature $25 \pm 5^{\circ}\text{C}$

b. Humidity: $(60 \pm 10) \% \text{RH}$


c. Illumination: Single fluorescent lamp non-directive (300 to 700 Lux)

11.4.2 Viewing distance

The distance between the LCD and the inspector's eyes shall be at least $35 \pm 5 \text{ cm}$.

11.4.3 Viewing Angle

U/D: $45^{\circ} / 45^{\circ}$, L/R: $45^{\circ} / 45^{\circ}$



11.5 Inspection Criteria





Defects are classified as major defects and minor defects according to the degree of Defectiveness defined herein.



11.5.1 Major defect


Item No	Items to be inspected	Inspection Standard
5.1.1	All functional defects	1) No display 2) Display abnormally 3) Short circuit 4) line defect
5.1.2	Missing	Missing function component
5.1.3	Crack	Glass Crack

11.5.2 Minor defect

Item No	Items to be inspected	Inspection standard	
5.2.1	Spot Defect Including Black spot White spot Pinhole Foreign particle Polarizer dirt	For dark/white spot is defined $\phi = (x + y) / 2$	
		Size ϕ (mm)	Acceptable Quantity
		$\phi \leq 0.2$	Ignore
		$0.2 < \phi \leq 0.5$	3

		$0.5 < \phi$	Not allowed			
5.2.2	Line Defect Including Black line White line Scratch	Define: 				
		Width(mm) Length(mm)		Acceptable Quantity		
		$W \leq 0.05$		Ignore		
		$0.05 < W \leq 0.1$ $L \leq 2.5$		3		
		$0.1 < W$, or $L > 2.5$		Not allowed		
5.2.3	Polarizer Dent/Bubble	Size ϕ (mm)		Acceptable Quantity		
		$\phi \leq 0.2$		Ignore		
		$0.2 < \phi \leq 0.3$		2		
		$0.3 < \phi \leq 0.5$		1		
		$0.5 < \phi$		Not allowed		
		Total QTY		3		
5.2.4	Electrical Dot Defect	Bright and Black dot define:  and 				
						
		Two Adjacent Dot				
		Inspection pattern: Full white、Full black、Red、green and blue screens				
		Item		Acceptable Quantity		
				I	O	Note
		Black dot defect		2		(5mm \leq Distance)
Bright dot defect		1				

		Two Adjacent Dot	1					
		There or more Adjacent Dot	Not allowed					
		Total Dot	2					
		<div></div> <p>1. Corner Fragment:</p> <table><tr><th>Size(mm)</th><th>Acceptable Quantity</th></tr><tr><td>X≤3mm Y≤1mm Z≤T</td><td>Ignore T: Glass thickness X: Length Y: Width Z: thickness</td></tr></table>			Size(mm)	Acceptable Quantity	X≤3mm Y≤1mm Z≤T	Ignore T: Glass thickness X: Length Y: Width Z: thickness
Size(mm)	Acceptable Quantity							
X≤3mm Y≤1mm Z≤T	Ignore T: Glass thickness X: Length Y: Width Z: thickness							
5.2.5	Glass defect	<div></div> <p>2. Side Fragment:</p> <table><tr><th>Size(mm)</th><th>Acceptable Quantity</th></tr><tr><td>X≤5.0mm Y ≤1mm Z≤T</td><td>T: Glass thickness X: Length Y: Width Z: thickness</td></tr></table>			Size(mm)	Acceptable Quantity	X≤5.0mm Y ≤1mm Z≤T	T: Glass thickness X: Length Y: Width Z: thickness
		Size(mm)	Acceptable Quantity					
		X≤5.0mm Y ≤1mm Z≤T	T: Glass thickness X: Length Y: Width Z: thickness					



I area & O area

- Note:
- 1). Dot defect is defined as the defective area of the dot area is larger than 50% of the dot area.
 - 2). The distance between two bright dot defects (red, green, blue, and white) should be larger than 15mm.
 - 3). The distance between black dot defects or black and bright dot defects should be more than 5mm apart.
 - 4). Polarizer bubble is defined as the bubble appears on active display area. The defect of polarizer bubble shall be ignored if the polarizer bubble appears on the outside of active display area.

11.6 Mechanics specification

As for the outside dimension, weight of the modules, please refer to product specification
For more details

12. Precautions for Use of LCD modules

12.1 Handling Precautions

12.1.1. The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.

12.1.2. If the display panel is damaged and the liquid crystal substance inside it leaks out, be sure not to get any in your mouth, if the substance comes into contact with your skin or clothes, promptly wash it off using soap and water.

12.1.3. Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.

12.1.4. The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.

12.1.5. If the display surface is contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If still not completely clear, moisten cloth with one of the following solvents:

- Isopropyl alcohol
- Ethyl alcohol

Solvents other than those mentioned above may damage the polarizer. Especially, do not use the following:

- Water
- Ketene
- Aromatic solvents

12.1.6. Do not attempt to disassemble the LCD Module.

12.1.7. If the logic circuit power is off, do not apply the input signals.

12.1.8. To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.

12.1.8.1. Be sure to ground the body when handling the LCD Modules.

12.1.8.2. Tools required for assembly, such as soldering irons, must be properly ground.

12.1.8.3. To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.

12.1.8.4. The LCD Module is coated with a film to protect the display surface. Be care when peeling off this protective film since static electricity may be generated.

12.2 Storage Precautions

12.2.1. When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.

12.2.2. The LCD modules should be stored under the storage temperature range. If the LCD modules will be stored for a long time, the recommend condition is:

Temperature: 0°C ~ 40°C

Relatively humidity: ≤80%

12.2.3. The LCD modules should be stored in the room without acid, alkali and harmful gas.

12.3 Transportation Precautions

The LCD modules should be no falling and violent shocking during transportation, and also should avoid excessive press, water, damp and sunshine.